|
 |
 |
 |
- Corrected short broad pulse delay for the 720p formats in analog mode.
- When using analog HDTV formats with tri-level sync type, the TSPG command and query can toggle between tri-level and bi-level syncs. The Bilevel, Trilevel Toggle key operation can also be used to toggle the tri-level and bi-level sync types (see the GenOps image for instructions).
- New :
| 576i50 | SD @ 100Hz field rate HRAT=31250 VTOT=625 SCAN=2 |
| 1152iSH | AS 4933.1-200X (8/5 vertical scope 720 to 1152) |
| 1152iSH_ | 1152iSH at harmonic of SMPTE 274M 148.5MHz |
| 1152iLH | AS 4933.1-200X (6.7% letterbox 1080 in 1152) |
| 1152iLH_ | 1152iLH at harmonic of SMPTE 274M 148.5MHz |
| 576i50WL | SD letterboxed in 576i50W |
| 576i50_L | 576i50WL at harmonic of SMPTE 274M 148.5MHz |
| 576i50WH | HD @ 100Hz field rate HRAT=31250 VTOT=625 SCAN=2 |
| 576i50_H | 576i50WH at harmonic of SMPTE 274M 148.5MHz |
| 576pWL | SD letterboxed in 576pWH |
| 576pWL_ | 576iWL at harmonic of SMPTE 274M 148.5MHz |
| 576pWH_ | 576pWH at harmonic of SMPTE 274M 148.5MHz |
| 1152iLA | SD 2/1 vertical scope 576 to 1152 & letterboxed in 1188 |
| 1152iLA_ | 1152iLA at harmonic of SMPTE 274M 148.5MHz |
- The DDC auto-configuration (toggling R and ACS keys) now creates a format knob list that has all the detailed timings
supported in the EDID data of the receiver. Previously, only the first timing was added to the knob list.
- Digital-friendly mode is supported on generators with an LVDS daughter card.
- The generator now verifies PCMCIA SRAM cards after writing data. If the card
is bad, Card is bad is displayed for 3 seconds.
- The EdidData image displays the hex sheet for the two blocks in case there is
an extension block. Also, if the check sum value is bad, the EdidData image displays the check sum value that should be used.
- The "passed" message used with HDCP images now displays in the correct font.
- Corrected low DVI output voltage level with HDCP images on generators with
a BroadCom transmitter.
- Added commands that read and write control signals for DVI transmitters.
Quantum Data digital generators use either a BCM7500 (BroadCom) or a Sil
170B (pin compatible with Sil 168) DVI transmitter. Control signals for
the BCM7500 and the Sil 170B transmitters are defined differently. To identify
the transmitter in your generator, load the GenStats image. If DVI (SII)
is displayed under Options, the generator has an Sil 170B transmitter. If
DVI is displayed, the generator has a BCM7500 transmitter.
The SCTL command sets the control signals of the DVI transmitter to HIGH.
The RCTL command resets the control signals of the transmitter to LOW.
The SCTL? and RCTL? queries read the status of the control signals from
generators with an Sil 170B transmitter. You cannot read the status of the
control signals from a BCM7500 transmitter.
The BCM7500 has 8 dedicated pins for these control signals, 4 pins for
each link. CTL00 (pin 96), CTL01 (pin 93), CTL02 (pin 92), and CTL03 (pin
91) are used for link zero. Also, CTL10 (pin 75), CTL11 (pin 74), CTL12
(pin 71) and CTL13 (pin 70) are used for link one.
The SCTL and RCTL commands take one parameter, a single byte in hex. Each
bit corresponds to a control pin, making the value a mask. The least significant
bit is associated with CTL00, and the most significant bit with CTL13. The
SCTL command sets the bit with value "1" to HIGH. The RCTL command sets
the bit with value "1" to LOW.
The mask is as follows:
[CTL13 CTL12 CTL11 CTL10 CTL03 CTL02 CTL01 CTL00]
Examples for BCM7500 transmitter:
An Sil 170B transmitter has two control signals, CTL1 and CTL2, which are
controlled through the I2C bus on the Sil 170B. The commands described
above can also control these signals by using the least significant 2 bits
in the byte, and ignoring the other bits.
Examples for Sil 170B transmitter:
- Set CTL1 to HIGH:
R:\>SCTL 01
- Set CTL2 to HIGH:
R:\>SCTL 02
- Set both CTL1 and CTL2 to HIGH:
R:\>SCTL 03
- Reset CTL2 to LOW:
R:\>RCTL 02
For the SiI 170B, use the RCTL? or SCTL? query to read the status of these
two signals.
After running the commands above, the following query would return 01:
R:\>RCTL?
- Added support for reading the enhanced display data channel (DDC) using
the I2C bus. All parameters are hex values.
i2cr? e_ddc ddc_addr1 segment_num ddc_addr2
offset bytes
This example returns the 128 bytes of Extended Display Identification Data
(EDID) data from the monitor:
i2cr? e_ddc 60 0 a0 0 80
- Added support for new Quantum
Data video standards.
- For the DDC auto-configuration, the format created from the first detailed
timing is now assigned the gamma, sync swing, and video swing values from
the EDID data. Previously, it was set to no gamma, and the swings were 700mV
and 300mV. The vertical total also has been corrected for interlace formats,
since the EDID detailed timing returns the values for one field while the
format requires the values for one frame (for example, two fields).
- Added standard colors gray -2% and gray -4%, which are blacker than black.
- The GraysAll image now displays the gray level.
- When using the HDCP tester mode with a sequence that contains an
HDCP image (HdcpA1B1, HdcpA1B2, HdcpA2B1, HdcpA2B2, or HdcpProd), you no longer
need to press the Step button to proceed with the HDCP testing.
- Corrected vertical pulse for progressive European separate sync formats.
The vertical pulse was off by one half line and short by one line.
- Added the following commands to read and write the VESA DDC/CI (DDC2Bi)
using the I2C bus. All parameters are hex values.
i2cw ddcci dst_addr src_addr count [command+data+chk_sum]
Use no spaces between the command, data, and chk_sum
parameters.
i2cr? ddcci dst_addr bytes
This example is from page 13 in the VESA DDC/CI specification:
i2cw ddcci 6E 51 81 B10F
i2cr? ddcci 6F 5
This example is from page 16 in the VESA DDC/CI specification:
i2cw ddcci 6E 51 85 C0XXXXXXXXCH
i2cr? ddcci 6F 7
- The AVSS (analog video signal swing) command now controls the video swing
on the TV for generators with an ADV7194 chip. To identify the TV chip in
your generator, load the GenStats image. If TV(AD) is displayed under
Options, the generator has an AD7194 chip. If TV is displayed, you
have the an HMP8154 chip, which cannot control the video swing.
- Added a parameter to the HVPD command and HVPD? query to write and read
the pixel delay between the horizontal and vertical pulse. If no value is
specified, the default value is 0.
- Creating custom fonts (maps) used with the FocusMxx images to generate
a full screen of that font (special character, map) now works correctly. For
more information, see knowledge base article 100149.
- Updated HDCP? query to test HDCP functionality with any static image. The
query allows you to choose the key that is used (test or production) and the
length of time that the HDCP test stays enabled. For more information, see
knowledge base article 100145.
|
 |
 |
|